



Features

- Pin- and function-compatible with CY7C1019B
- · High speed
- t_{AA} = 10 ns
- · Low active power
- I_{CC} = 80 mA @ 10 ns
- · Low CMOS standby power

— I_{SB2} = 3 mA

- 2.0V Data retention
- · Automatic power-down when deselected
- CMOS for optimum speed/power
- · Center power/ground pinout
- Easy memory expansion with CE and OE options
- Functionally equivalent to CY7C1019B
- Available in Pb-free 32-pin 400-Mil wide Molded SOJ and 32-pin TSOP II packages

1-Mbit (128K x 8) Static RAM

Functional Description [1]


The CY7C1019D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}), an active LOW Output Enable (\overline{OE}), and tri-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected. The eight input and output pins (IO₀ through IO₇) are placed in a high-impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (\overline{OE} HIGH)

• When the write operation is active (\overline{CE} LOW, and \overline{WE} LOW). Write to the device by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight IO pins (IO₀ through IO₇) is then written into the location specified on the address pins (A₀ through A₁₆).

Read from the device by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.

Logic Block Diagram



Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

Cypress Semiconductor Corporation Document #: 38-05464 Rev. *F



Pin Configuration

SOJ/TSOPII **Top View** A₀ [1 32 A₁₆ 31 A₁₅ 30 A₁₄ 29 A₁₃ 28 OE 27 107 26 | IO 6 25 🗄 V_{SS} $\begin{array}{c|c} 24 & V_{SS} \\ 24 & V_{CC} \\ 23 & IO_5 \\ 22 & IO_4 \\ \end{array}$ 21 A₁₂ 20 A₁₁ 19 A₁₀ 18 A₉ 17 A₈ $\begin{array}{c} A_5 \\ A_6 \\ A_6 \\ 15 \end{array}$ A₇ 16

Selection Guide

	–10 (Industrial)	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum Standby Current	3	mA



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C Supply Voltage on V_{CC} to Relative GND ^[2] 0.5V to +6.0V
DC Voltage Applied to Outputs in High-Z State $^{[2]}$ 0.5V to V_{CC} + 0.5V
in High-Z State ^[2] –0.5V to V_{CC} + 0.5V
DC Input Voltage ^[2] –0.5V to V _{CC} + 0.5V

Electrical Characteristics (Over the Operating Range)

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	. > 200 mA

Operating Range

Range	Ambient Temperature	V _{cc}	Speed
Industrial	–40°C to +85°C	$5V\pm0.5V$	10 ns

Deremeter	Description	Toot Conditions		–10 (In	dustrial)	11
Parameter	Description	Test Conditions	Test conditions		Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -4.0 mA		2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 8.0 mA			0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage [2]				0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$	$GND \leq V_I \leq V_{CC}$		+1	μA
I _{OZ}	Output Leakage Current	$GND \leq V_I \leq V_{CC}$, Output Disab	$GND \leq V_I \leq V_{CC}$, Output Disabled		+1	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max,	100 MHz		80	mA
		$I_{OUT} = 0 \text{ mA},$ f = f _{max} = 1/t _{RC}	83 MHz		72	mA
			66 MHz		58	mA
			40 MHz		37	mA
I _{SB1}	Automatic CE Power-Down Current—TTL Inputs	$\begin{array}{l} \text{Max V}_{CC}, \ \overline{CE} \geq \text{V}_{IH} \\ \text{V}_{IN} \geq \text{V}_{IH} \text{ or } \text{V}_{IN} \leq \text{V}_{IL}, \ \text{f} = \text{f}_{max} \end{array}$			10	mA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	$\begin{array}{l} \mbox{Max V}_{CC}, \ensuremath{\overline{CE}} \geq V_{CC} - 0.3V, \\ \ensuremath{V_{\text{IN}}} \geq V_{CC} - 0.3V, \ensuremath{\text{or}} v_{\text{IN}} \leq 0.3 \\ \end{array}$	/, f = 0		3	mA




Capacitance ^[3]

Parameter	Description	Test Conditions	Мах	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	6	pF
C _{OUT}	Output Capacitance		8	pF


Thermal Resistance [3]

Parameter	Description	Test Conditions	400-Mil Wide SOJ	TSOP II	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	56.29	62.22	°C/W
Θ ^{JC}	Thermal Resistance (Junction to Case)		38.14	21.43	°C/W

AC Test Loads and Waveforms [4]



High-Z characteristics:



Notes

3. Tested initially and after any design or process changes that may affect these parameters.

4. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).



Switching Characteristics (Over the Operating Range) [5]

Demonster	Description	–10 (Inc	lustrial)	11
Parameter	Description	Min	Max	– Unit
Read Cycle			4	1
t _{power} ^[6]	V _{CC} (typical) to the first access	100		μS
t _{RC}	Read Cycle Time	10		ns
t _{AA}	Address to Data Valid		10	ns
t _{OHA}	Data Hold from Address Change	3		ns
t _{ACE}	CE LOW to Data Valid		10	ns
t _{DOE}	OE LOW to Data Valid		5	ns
t _{LZOE}	OE LOW to Low Z	0		ns
t _{HZOE}	OE HIGH to High Z ^[7, 8]		5	ns
t _{LZCE}	CE LOW to Low Z ^[8]	3		ns
t _{HZCE}	CE HIGH to High Z ^[7, 8]		5	ns
t _{PU} ^[9]	CE LOW to Power-Up	0		ns
t _{PD} ^[9]	CE HIGH to Power-Down		10	ns
Write Cycle ^{[10, 7}	11]			
t _{WC} Write Cycle Time		10		ns
t _{SCE}	CE LOW to Write End	7		ns
t _{AW}	Address Set-Up to Write End	7		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-Up to Write Start	0		ns
t _{PWE} WE Pulse Width		7		ns
t _{SD}	Data Set-Up to Write End	6		ns
t _{HD}	Data Hold from Write End	0		ns
t _{LZWE}	WE HIGH to Low Z ^[8]	3		ns
t _{HZWE}	WE LOW to High Z ^[7, 8]		5	ns

Notes

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified 5. I_{OL}/I_{OH} and 30-pF load capacitance.

t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.
 t_{PZOE}: t_{PZCE}: t

8. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.

9. This parameter is guaranteed by design and is not tested.

10. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.


11. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min	Max	Unit
V _{DR}	V _{CC} for Data Retention		2.0		V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0V, \overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$		3	mA
t _{CDR} ^[3]	Chip Deselect to Data Retention Time		0		ns
t _R ^[12]	Operation Recovery Time		t _{RC}		ns


Data Retention Waveform



Switching Waveforms







Read Cycle No. 2 (OE Controlled) [14, 15]

Notes

12. Full device operation requires lin<u>ear</u> V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 50 \ \mu s$ or stable at $V_{CC(min)} \ge 50 \ \mu s$.

13. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.


14. WE is HIGH for Read cycle.

15. Address valid prior to or coincident with \overline{CE} transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled) [16, 17]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write) ^[16, 17]



Notes


16. Data IO is high impedance if $\overline{OE} = V_{IH}$. 17. If \overline{CE} goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

18. During this period the IOs are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [11, 17]



Truth Table


CE	OE	WE	10 ₀ –10 ₇	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1019D-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1019D-10ZSXI	51-85095	32-pin TSOP Type II (Pb-free)	


Ordering Code Definitions




Please contact your local Cypress sales representative for availability of these parts.



Package Diagrams






51-85033 *C



Package Diagrams (continued)





All product or company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233715	See ECN	RKF	DC parameters are modified as per EROS (Spec # 01-2165) Pb-free offering in the Ordering Information
*В	262950	See ECN	RKF	Added T _{power} Spec in Switching Characteristics table Added Data Retention Characteristics table and waveforms Shaded Ordering Information
*C	307598	See ECN	RKF	Reduced Speed bins to -10 and -12 ns
*D	520647	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added I_{CC} values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from V_{CC} +2V to V_{CC} +1V in footnote #2
*E	802877	See ECN	VKN	Changed I _{CC} spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 m for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz
*F	3110052	12/14/2010	AJU	Added Ordering Code Definitions. Updated Package Diagrams.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

cypress.com/go/automotive
cypress.com/go/clocks
cypress.com/go/interface
cypress.com/go/powerpsoc
cypress.com/go/plc
cypress.com/go/memory
cypress.com/go/image
cypress.com/go/psoc
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

Document #: 38-05464 Rev. *F

© Cypress Semiconductor Corporation, 2004-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.